About Anaconda Help Download Anaconda

Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX

copied from cf-staging / uhdm
Label Latest Version
main 1.84

© 2024 Anaconda, Inc. All Rights Reserved. (v4.0.6) Legal | Privacy Policy