Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
copied from cf-staging / uhdm
https://anaconda.org/conda-forge/uhdm/badges/version.svg
https://anaconda.org/conda-forge/uhdm/badges/latest_release_date.svg
https://anaconda.org/conda-forge/uhdm/badges/latest_release_relative_date.svg
https://anaconda.org/conda-forge/uhdm/badges/platforms.svg
https://anaconda.org/conda-forge/uhdm/badges/license.svg
https://anaconda.org/conda-forge/uhdm/badges/downloads.svg