About Anaconda Help Download Anaconda

Icarus Verilog is intended to compile ALL of the Verilog HDL as described in the IEEE-1364 standard.

copied from cf-post-staging / iverilog
Label Latest Version
main 12.0
cf202003 10.3
cf201901 10.1

© 2026 Anaconda, Inc. All Rights Reserved. (v4.2.17) Legal | Privacy Policy