Icarus Verilog is intended to compile ALL of the Verilog HDL as described in the IEEE-1364 standard.
https://anaconda.org/conda-forge/iverilog/badges/version.svg
https://anaconda.org/conda-forge/iverilog/badges/latest_release_date.svg
https://anaconda.org/conda-forge/iverilog/badges/latest_release_relative_date.svg
https://anaconda.org/conda-forge/iverilog/badges/platforms.svg
https://anaconda.org/conda-forge/iverilog/badges/license.svg
https://anaconda.org/conda-forge/iverilog/badges/downloads.svg