New Authentication Rolling Out - We're upgrading our sign-in process to give you one account across all Anaconda products! Browser users will see a refreshed sign-in flow, while CLI users will experience no changes.
If you were automatically logged out you may need to refresh the page. You're trying to access a page that requires authentication.
×
Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.
