About Anaconda Help Download Anaconda
If you were automatically logged out you may need to refresh the page. You're trying to access a page that requires authentication. ×

Project Trellis enables a fully open-source flow for ECP5 FPGAs using Yosys for Verilog synthesis and nextpnr for place and route. Project Trellis itself provides the device database and tools for bitstream creation.


© 2024 Anaconda, Inc. All Rights Reserved. (v4.0.6) Legal | Privacy Policy