About Anaconda Help Download Anaconda

Project Trellis enables a fully open-source flow for ECP5 FPGAs using Yosys for Verilog synthesis and nextpnr for place and route. Project Trellis itself provides the device database and tools for bitstream creation.

Label Latest Version
main 1.0_0039_g844a89f

© 2024 Anaconda, Inc. All Rights Reserved. (v4.0.5) Legal | Privacy Policy