About Anaconda Help Download Anaconda

LiteX-Hub / packages

Filters
Package Name Access Summary Updated
magic public Magic VLSI Layout Tool 2025-03-25
prjtrellis public Project Trellis enables a fully open-source flow for ECP5 FPGAs using Yosys for Verilog synthesis and nextpnr for place and route. Project Trellis itself provides the device database and tools for bitstream creation. 2025-03-25

© 2025 Anaconda, Inc. All Rights Reserved. (v4.2.1) Legal | Privacy Policy