The Verible project's main mission is to parse SystemVerilog (IEEE 1800-2017) (as standardized in the SV-LRM) for a wide variety of applications, including developer tools.
copied from cf-staging / verible| Label | Latest Version |
|---|---|
| main | 0.0_3667_g88d12889 |
