CMD + K

prjtrellis

Community

Project Trellis enables a fully open-source flow for ECP5 FPGAs using Yosys for Verilog synthesis and nextpnr for place and route. Project Trellis itself provides the device database and tools for bitstream creation.

items per page1 - 8 of 8 items

Filters

to
to