The Verible project's main mission is to parse SystemVerilog (IEEE 1800-2017) (as standardized in the SV-LRM) for a wide variety of applications, including developer tools.
https://anaconda.org/cf-staging/verible/badges/version.svg
https://anaconda.org/cf-staging/verible/badges/latest_release_date.svg
https://anaconda.org/cf-staging/verible/badges/latest_release_relative_date.svg
https://anaconda.org/cf-staging/verible/badges/platforms.svg
https://anaconda.org/cf-staging/verible/badges/license.svg
https://anaconda.org/cf-staging/verible/badges/downloads.svg