Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.
https://anaconda.org/antmicro/yosys/badges/version.svg
https://anaconda.org/antmicro/yosys/badges/latest_release_date.svg
https://anaconda.org/antmicro/yosys/badges/latest_release_relative_date.svg
https://anaconda.org/antmicro/yosys/badges/platforms.svg
https://anaconda.org/antmicro/yosys/badges/license.svg
https://anaconda.org/antmicro/yosys/badges/downloads.svg