Project Trellis enables a fully open-source flow for ECP5 FPGAs using Yosys for Verilog synthesis and nextpnr for place and route. Project Trellis itself provides the device database and tools for bitstream creation.
https://anaconda.org/timvideos/prjtrellis/badges/version.svg
https://anaconda.org/timvideos/prjtrellis/badges/latest_release_date.svg
https://anaconda.org/timvideos/prjtrellis/badges/latest_release_relative_date.svg
https://anaconda.org/timvideos/prjtrellis/badges/platforms.svg
https://anaconda.org/timvideos/prjtrellis/badges/license.svg
https://anaconda.org/timvideos/prjtrellis/badges/downloads.svg