sv2v converts SystemVerilog (IEEE 1800-2017) to Verilog (IEEE 1364-2005), with an emphasis on supporting synthesizable language constructs.
https://anaconda.org/litex-hub/zachjs-sv2v/badges/version.svg
https://anaconda.org/litex-hub/zachjs-sv2v/badges/latest_release_date.svg
https://anaconda.org/litex-hub/zachjs-sv2v/badges/latest_release_relative_date.svg
https://anaconda.org/litex-hub/zachjs-sv2v/badges/platforms.svg
https://anaconda.org/litex-hub/zachjs-sv2v/badges/license.svg
https://anaconda.org/litex-hub/zachjs-sv2v/badges/downloads.svg