antmicro / packages / zachjs-sv2v 0.0.6_44_gda07619

• 0

sv2v converts SystemVerilog (IEEE 1800-2017) to Verilog (IEEE 1364-2005), with an emphasis on supporting synthesizable language constructs.

• Conda
• Files
• Labels
• Badges