The main mission is to parse SystemVerilog (IEEE 1800-2017) for a wide variety of applications.
https://anaconda.org/antmicro/verible/badges/version.svg
https://anaconda.org/antmicro/verible/badges/latest_release_date.svg
https://anaconda.org/antmicro/verible/badges/latest_release_relative_date.svg
https://anaconda.org/antmicro/verible/badges/platforms.svg
https://anaconda.org/antmicro/verible/badges/license.svg
https://anaconda.org/antmicro/verible/badges/downloads.svg