antmicro / packages / quicklogic-yosys

• 0

Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.

• Conda
• Files
• Labels
• Badges