quicklogic-yosys
Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.
Installation
To install this package, run one of the following:
Usage Tracking
0.8.0_105_gd282be04
0.8.0_103_ga920ab6b
0.8.0_101_gd17b70dd
0.8.0_99_ge664dd4f
0.8.0_95_g3a9968de
0.8.0_93_gb2a09da0
6 / 8 versions selected
Downloads (Last 6 months): 0
About
Summary
Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.
Last Updated
Feb 25, 2021 at 14:15
License
ISC
Total Downloads
277
Supported Platforms
linux-64
macOS-64
win-64