The Verilog-to-Routing (VTR) project is a world-wide collaborative effort to provide a open-source framework for conducting FPGA architecture and CAD research and development. The VTR design flow takes as input a Verilog description of a digital circuit, and a description of the target FPGA architecture.
https://anaconda.org/litex-hub/vtr-optimized/badges/version.svg
https://anaconda.org/litex-hub/vtr-optimized/badges/latest_release_date.svg
https://anaconda.org/litex-hub/vtr-optimized/badges/latest_release_relative_date.svg
https://anaconda.org/litex-hub/vtr-optimized/badges/platforms.svg
https://anaconda.org/litex-hub/vtr-optimized/badges/license.svg
https://anaconda.org/litex-hub/vtr-optimized/badges/downloads.svg