yosys
Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.
- Overview
- Files 810
- Labels 6
- Badges
Installation
To install this package, run one of the following:
Usage Tracking
v0.9_5191_geff18a2b
v0.9_5187_g3d989827
v0.9_5179_gbeeaad19
v0.9_5168_g98afe2b7
v0.9_5130_gb0004911
0.9_5477_g009940f5
6 / 8 versions selected
Total downloads: 0
About
Summary
Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.
Information Last Updated
Mar 25, 2025 at 16:23
License
ISC
Total Downloads
3.6M
Platforms
Linux 64 Version: 0.9_5477_g009940f5
Win 64 Version: 0.9_4635_ga9b61080
macOS 64 Version: 0.27_34_ga2655a4b7