The main mission is to parse SystemVerilog (IEEE 1800-2017) for a wide variety of applications.
conda install litex-hub::verible