quicklogic-yosys
Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.
- Overview
- Files 77
- Labels 1
- Badges
Installation
To install this package, run one of the following:
Usage Tracking
v0.8.0_89_g19f4184a
v0.8.0_83_gba484573
v0.8.0_81_g1fafc16a
v0.8.0_75_g3609a7d9
v0.8.0_66_g14b99344
0.8.0_95_g3a9968de
6 / 8 versions selected
Total downloads: 0
About
Summary
Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.
Information Last Updated
Mar 25, 2025 at 16:23
License
ISC
Total Downloads
67.2K
Platforms
Linux 64 Version: 0.8.0_95_g3a9968de
macOS 64 Version: 0.8.0_95_g3a9968de