Project Trellis enables a fully open-source flow for ECP5 FPGAs using Yosys for Verilog synthesis and nextpnr for place and route. Project Trellis itself provides the device database and tools for bitstream creation.
conda install antmicro::prjtrellis
conda install antmicro/label/ci-master-1164514854::prjtrellis
