Icarus Verilog (iverilog) is a Verilog simulation and synthesis tool. It operates as a compiler, compiling source code written in Verilog (IEEE-1364) into some target format. For batch simulation, the compiler can generate an intermediate form called vvp assembly. This intermediate form is executed by the ``vvp' command. For synthesis, the compiler generates netlists in the desired format.
| Label | Latest Version |
|---|---|
| main | 0_8_5850_g540555fc |
| ci-master-1164514854 | 0_8_5850_g540555fc |
