About Anaconda Help Download Anaconda

Icarus Verilog (iverilog) is a Verilog simulation and synthesis tool. It operates as a compiler, compiling source code written in Verilog (IEEE-1364) into some target format. For batch simulation, the compiler can generate an intermediate form called vvp assembly. This intermediate form is executed by the ``vvp' command. For synthesis, the compiler generates netlists in the desired format.

Label Latest Version
old s20150603
main 10.0.0_0734_g462ee62f

© 2024 Anaconda, Inc. All Rights Reserved. (v4.0.6) Legal | Privacy Policy